

## B. Tech Electronics & Telecommunication Engineering

### Summary of training on Verilog and VHDL programming

Online training session of 24 hours duration is organized for students of T.Y. B. Tech Electronics & Telecommunication Engineering program. In this add-on course students will learn Verilog and VHDL programming languages. Resource person is Mr. Tejeshwar Thorawade, Ph.D. Scholar, IIT Bombay and former Design and verification engineer at Samsung Inc.

The first session started on Saturday, 5<sup>th</sup> March 2023. On every Saturday the training session will be conducted between 11:00 am to 01:00 pm.

Resource person CV is as given below.

### TEJESHWAR BHAGATSING THORAWADE

✉ 214076001@iitb.ac.in ; ✉ tejaswhar27@gmail.com | 📞 +91 7755992131

#### Research Interests

- Computer Architecture, Memory Architecture

#### Education

<b>Indian Institute of Technology Bombay</b> <i>CADSL, Department of Electrical Engineering</i> <ul style="list-style-type: none"><li>• Pursuing PhD in Electrical Engineering under Prof. Virendra Singh</li></ul>	Jul '21 – Present Mumbai, India
<b>Indian Institute of Technology Bombay</b> <i>Department of Electrical Engineering</i> <ul style="list-style-type: none"><li>• B.Tech. in Electrical Engineering with Hons. and with Minor in Systems and Control Eng. (CPI 8.12/10)</li></ul>	Jul '14 – May '18 Mumbai, India

#### Academic Accolades

- Secured All India Rank 437 (44 in OBC category) in Joint Entrance Advanced Exam, 2014
- Awarded Kishore Vaigyanik Protsahan Yojana Fellowship, 2013 for securing 379<sup>th</sup> All India Rank
- Awarded the National Merit-Cum-Means Scholarship by the Government of India (2011-13)

#### Professional Experience

<b>Chip Design Verification Engineer</b> <i>Samsung Semiconductor India R &amp; D</i> <ul style="list-style-type: none"><li>• Part of Digital Television design verification team. Responsible for SoC verification of the HDMI block</li><li>• Developed a vendor agnostic UVM based test bench supporting 2 VIPs for verification of HDMI block</li><li>• Developed a UVM based test bench for IP verification of <math>YCBCh</math> 4:2:0 to <math>YCBCh</math> 4:4:4 converter IP</li><li>• Built expertise in HDMI 1.4, HDMI 2.0 and HDMI 2.1 protocol specifications</li></ul>	Jul '18 – Jul '21 Bangalore, India
<b>Intern</b> <i>YOLO Health</i> <ul style="list-style-type: none"><li>• Designed a 12 lead ECG module using ADS1298 and Atmega328p to send the data via Bluetooth to master controller for further processing and display</li></ul>	May '17 – Jul '17 Pune, India

#### Research Experience

<b>Consensus &amp; Control in Multi-agent System</b> <i>Guide: Prof. Debasattam Pal</i> <ul style="list-style-type: none"><li>• Worked on identifying leader for consensus in multi-agent dynamical system to optimize time and energy</li><li>• Ran simulations on MATLAB to study behaviour of leader-following multi-agent system in path topology</li><li>• Identified uncontrollable leader nodes in a path graph by using MATLAB and studied the results</li><li>• Proposed and proved a theorem to identify uncontrollable leader nodes in a path graph</li></ul>	Aug '17 – May '18 Undergraduate Thesis
---	---

#### Academic Projects

<b>Processor Architecture</b> <i>Guide: Prof. Virendra Singh</i> <ul style="list-style-type: none"><li>• Designed, optimized and implemented multi-cycle, 8-register, 16-bit computer processor on FPGA</li><li>• Designed a 6 stage pipelined processor; 8-register, 16-bit computer processor using VHDL as HDL</li></ul>	Jul '16 – Nov '16 Course Project
--	-------------------------------------

#### IIT Bombay Racing *Guide: Prof. Amber Shrivastava*

A student-team which designs and manufactures electric car for participation in Formula Student, UK	Jul '17 – Jul '18
<b>Chief Electrical Officer</b> <ul style="list-style-type: none"><li>• Head of the Electronic Control Unit, Data Acquisition and System Integration subsystems</li><li>• Spearheaded team for testing, debugging, fine tuning of the car and post processing data</li></ul>	Jul '17 – Jul '18
<b>Design Engineer</b> <ul style="list-style-type: none"><li>• Responsible for design and fabrication of Electronic Control Unit and System integration subsystems</li></ul>	Aug '16 – Apr '17
<b>Junior Design Engineer</b> <ul style="list-style-type: none"><li>• Worked on Electronic Differential sub-system to design and implement torque vectoring</li></ul>	Aug '15 – Jul '16

#### Technical Skills

**Languages:** VHDL, UVM, System Verilog, Verilog, C++, Python, Perl  
**Softwares:** Quartus Prime Lite, GHDL, Modelsim, iverilog, GTKWave, Simvision, Verdi, MATLAB, Eagle